XC5VSX50T-1FFG1136I Xilinx | Xilinx agency

img for reference only

Mfr. #：

XC5VSX50T-1FFG1136I

Mfr.:

Xilinx

Batch:

23+

Description:

FPGA - Field Programmable Gate Array XC5VSX50T-1FFG1136I

Datasheet:

In Stock:

Request Quote

Part Number*	Qty*	Manufacturer	Target Price

Please provide your contact information and get back to you as soon as possible

Specifications

Frequently Asked Question

Product Attribute	Attribute Value
Series	XC5VSX50T
Number of logic elements	52224 LE
Adaptive logic module - ALM
Embedded memory
Number of input/output ports	480 I/O
Supply voltage - minimum	0.95 V
Supply voltage - maximum	1.05 V
Minimum operating temperature	- 40 C
Maximum operating temperature	100 C
Data rate	3.75 Gb/s
Number of transceivers	12 Transceiver
Mounting style	SMD/SMT
Package/case	FBGA-1136
Package

XC2S200-5PQG208I

FPGA Spartan-II Family 200K Gates 5292 Cells 263MHz 0.18um Technology 2.5V 208-...FPGA Spartan-II Family 200K Gates 5292 Cells 263MHz 0.18um Technology 2.5V 208-Pin PQFP More Less
XC2S50-5PQG208C

FPGA Spartan-II Family 50K Gates 1728 Cells 263MHz 0.18um Technology 2.5V 208-P...FPGA Spartan-II Family 50K Gates 1728 Cells 263MHz 0.18um Technology 2.5V 208-Pin PQFP More Less
XC3S250E-5PQG208C

FPGA Spartan-3E Family 250K Gates 5508 Cells 657MHz 90nm (CMOS) Technology 1.2V...FPGA Spartan-3E Family 250K Gates 5508 Cells 657MHz 90nm (CMOS) Technology 1.2V 208-Pin PQFP More Less
EF-DI-VITERBI-SITE

Viterbi Decoders are used in systems where data are transmitted and subject to ...Viterbi Decoders are used in systems where data are transmitted and subject to errors before reception. Compatible with many common standards. More
EF-DI-RIO-SITE

License For Serial RapidIO LogiCORE IP
EF-DI-25GEMAC-PROJ

LogiCORE IP 10G/25G Ethernet Solution Project License
EF-DI-RSE-SITE

REED SOLOMON ENCODER IMPLEMENTS MANY DIFFERENT REED SOLOMON CODING STANDARDSThe...REED SOLOMON ENCODER IMPLEMENTS MANY DIFFERENT REED SOLOMON CODING STANDARDSThe Reed-Solomon Encoder LogiCORE module is a high speedand compact design that implements m
EF-DI-PCI32-IP-SITE

The Initiator and Target core for PCI is a pre-implemented and fully tested module for Xilinx FPGAs. The pinout for each device and the relative placement of the intern