LOGO
LOGO
XCZU19EG-2FFVE1924I Image

img for reference only

Mfr. #:
XCZU19EG-2FFVE1924I
Mfr.:
Xilinx
Batch:
23+
Description:
SoC FPGA XCZU19EG-2FFVE1924I
Datasheet:
In Stock:
5000+
Request Quote
Part Number*Qty*ManufacturerTarget Price
Please provide your contact information and get back to you as soon as possible
Specifications
Frequently Asked Question
Product AttributeAttribute Value
Package/case FBGA-1924
Core ARM Cortex A53, ARM Cortex R5, ARM Mali-400 MP2
Number of cores 7 Core
Maximum clock frequency 600 MHz, 667 MHz, 1.5 GHz
L1 cache instruction memory 2 x 32 kB, 4 x 32 kB
L1 cache data memory 2 x 32 kB, 4 x 32 kB
Program memory size -
Data RAM size -
Number of logic elements 1143450 LE
Adaptive logic module - ALM
Embedded memory
Number of input/output ports 712 I/O
Operating supply voltage 0.85 V
Minimum operating temperature - 40 C
Maximum operating temperature 100 C
Related models
  • XC2S200-5PQG208I

    FPGA Spartan-II Family 200K Gates 5292 Cells 263MHz 0.18um Technology 2.5V 208-...FPGA Spartan-II Family 200K Gates 5292 Cells 263MHz 0.18um Technology 2.5V 208-Pin PQFP More Less

  • XC2S50-5PQG208C

    FPGA Spartan-II Family 50K Gates 1728 Cells 263MHz 0.18um Technology 2.5V 208-P...FPGA Spartan-II Family 50K Gates 1728 Cells 263MHz 0.18um Technology 2.5V 208-Pin PQFP More Less

  • XC3S250E-5PQG208C

    FPGA Spartan-3E Family 250K Gates 5508 Cells 657MHz 90nm (CMOS) Technology 1.2V...FPGA Spartan-3E Family 250K Gates 5508 Cells 657MHz 90nm (CMOS) Technology 1.2V 208-Pin PQFP More Less

  • EF-DI-VITERBI-SITE

    Viterbi Decoders are used in systems where data are transmitted and subject to ...Viterbi Decoders are used in systems where data are transmitted and subject to errors before reception. Compatible with many common standards. More

  • EF-DI-RIO-SITE

    License For Serial RapidIO LogiCORE IP

  • EF-DI-25GEMAC-PROJ

    LogiCORE IP 10G/25G Ethernet Solution Project License

  • EF-DI-RSE-SITE

    REED SOLOMON ENCODER IMPLEMENTS MANY DIFFERENT REED SOLOMON CODING STANDARDSThe...REED SOLOMON ENCODER IMPLEMENTS MANY DIFFERENT REED SOLOMON CODING STANDARDSThe Reed-Solomon Encoder LogiCORE module is a high speedand compact design that implements m

  • EF-DI-PCI32-IP-SITE

    The Initiator and Target core for PCI is a pre-implemented and fully tested module for Xilinx FPGAs. The pinout for each device and the relative placement of the intern

AMD / Xilinx hot selling models
Copyright © 2016-2024 Shenzhen Xinmi Technology Co., Ltd